| Literature DB >> 29877829 |
Majid Zamani, Dai Jiang, Andreas Demosthenous.
Abstract
There is a need for integrated spike sorting processors in implantable devices with low power consumption that have improved accuracy. Learning the characteristics of the variable input neural signals and adapting the functionality of the sorting process can improve the accuracy. An adaptive spike sorting processor is presented accounting for the variation in the input signal noise characteristics and the variable difficulty in the selection of the spike characteristics, which significantly improves the accuracy. The adaptive spike processor was fabricated in 180-nm CMOS technology for proof of concept. It performs conditional detection, alignment, adaptive feature extraction, and online clustering with sorting threshold self-tuning capability. The chip was tested under different input signal conditions to demonstrate its adaptation capability providing a median classification accuracy of 84.5% and consuming 148 μW from a 1.8 V supply voltage.Mesh:
Year: 2018 PMID: 29877829 DOI: 10.1109/TBCAS.2018.2825421
Source DB: PubMed Journal: IEEE Trans Biomed Circuits Syst ISSN: 1932-4545 Impact factor: 3.833